02/16/2007 FRI 17:40 FAX 949 6600809 →→→ USPTO

2008/014

Application No.: 10/646,406

Docket No.: JCLA10428

In The Specification:

Please amend the paragraph beginning at line 6 of page 1 as follows:

This application claims the priority benefits of U.S. provisional application titled

"METHOD AND APPARATUS FOR IMPROVING PERFORMANCE OF A

COMMUNICATION TRANSCEIVER" filed on April 25[[.]], 2003, serial no. 60/466,008. All

disclosure of this application is incorporated herein by reference.

Please amend the paragraph [0003] of page 2 as follows:

[0003] As the analog circuit 130 and the digital circuit 150 of the TDD transceiver 160 are

integrated together accompanying with the interface circuit 140, a circuit element interference

complicatedly complicated couples each circuit element together from an analog circuit to a digital

circuit element and vice versa. The complicatedly complicated circuit element interference

sometimes unpredictably breaks a communication link integrity and suppresses a data throughput

during communications. By carefully studying the circuit element interference, the embodiment of

the present invention provides a joint clock coupling architecture that greatly reduces the circuit

element interference, and stabilizes a performance of each circuit element in the TDD transceiver;

thereby, a communication link integrity is ensured, and a data throughput of a communication link

is noticeably increased.

Page 7 of 13